Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.rights.licenseReconocimiento 4.0 Internacional. (CC BY)es
dc.contributor.authorDufrechou, Ernestoes
dc.contributor.authorEzzatti, Pabloes
dc.contributor.authorUsera, Gabrieles
dc.date.accessioned2023-04-13T13:47:22Z-
dc.date.available2023-04-13T13:47:22Z-
dc.date.issued2019-10-20-
dc.identifier.isbn978-1-7281-4194-7-
dc.identifier.urihttps://hdl.handle.net/20.500.12381/3190-
dc.description.abstractThe caffa3d.MBRi is an open source, GPU-aware, general purpose incompressible flow solver, aimed at providing a useful tool for numerical simulation of real world fluid flow problems that require both geometrical flexibility and parallel computation capabilities to afford tens and hundreds million cells simulations. At the core of this tool there are a number of linear solvers that can be selected according to the characteristics of the problem to solve. For band matrices, the most efficient linear solver included in caffa3d.MBRi is the Strongly Implicit Procedure (SIP) solver. The parallelization of this solver follows the hyper-planes strategy, where the computations in one hyper-plane bare no dependencies and can be executed in parallel, while the hyper-planes have to be processed sequentially. In this work, we analyze this strategy to reach an efficient GPU implementation of the SIP solver for the caffa3d.MBRi. In particular, we design and implement a self-scheduling procedure to avoid the overhead of CPU-GPU synchronization implied by the hyper-planes strategy, outperforming the standard GPU implementation of the SIP by approximately 2x.es
dc.description.sponsorshipAgencia Nacional de Investigación e Innovaciónes
dc.language.isoenges
dc.relation.urihttps://hdl.handle.net/20.500.12381/3189-
dc.relation.urihttps://hdl.handle.net/20.500.12381/3191-
dc.relation.urihttps://hdl.handle.net/20.500.12381/3192-
dc.relation.urihttps://hdl.handle.net/20.500.12381/3193-
dc.relation.urihttps://hdl.handle.net/20.500.12381/3194-
dc.rightsAcceso abiertoes
dc.source31st International Symposium on Computer Architecture and High Performance Computing. Campo Grande – MS, Brasil, 15-18 de octubre de 2019es
dc.subjectGPUes
dc.subjectCFDes
dc.subjectSolver SIPes
dc.titleAvoiding synchronization to accelerate a CFD solver in GPUes
dc.typeDocumento de conferenciaes
dc.subject.aniiIngeniería y Tecnología-
dc.subject.aniiIngeniería Mecánica-
dc.identifier.aniiFSE_1_2016_1_131837es
dc.type.versionPublicadoes
dc.anii.institucionresponsableUniversidad de la Repúblicaes
dc.anii.subjectcompleto//Ingeniería y Tecnología/Ingeniería Mecánica/Ingeniería Mecánicaes
Aparece en las colecciones: Publicaciones de ANII

Archivos en este ítem:
archivo Descripción Tamaño Formato  
Anexo_I_Dufrechou_et_al_2019_SBAC_PAD.pdfpaper353.15 kBAdobe PDFDescargar
Anexo_II_Dufrechou_2019_Award_SBAC_PAD.pdfaward90.95 kBAdobe PDFDescargar

Las obras en REDI están protegidas por licencias Creative Commons.
Por más información sobre los términos de esta publicación, visita: Reconocimiento 4.0 Internacional. (CC BY)